Rules | Recent posts | topic RSS | Search | Register  | Log in

EP1C12Q240 cyclone - minimum a number of board layers

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
spit



Joined: 29 Mar 2002
Posts: 38


Post23 Oct 2003 10:52   EP1C12Q240 cyclone - minimum a number of board layers

I have design using EP1C12Q240, all I/O is 3.3V, what is the minimum amount of board layers I can get away with.

Equally if anybody has a suitable reference - I would much appreciate a look.

Spit
Back to top
mhmhmh



Joined: 21 Oct 2001
Posts: 277
Helped: 3


Post23 Oct 2003 17:27   Re: EP1C12Q240 cyclone - minimum a number of board layers

Hello spit

For my friends design(CCD readout) two layers PCB was enough. He was using EP1C6Q240C7 with 3,3V I/O and 1,5 for core. I'm working on small expansion card for Axis ETRAX kit. This design will contain EP1C6Q240C8 and will be based on 2 layers PCB. If it's to much for you, you can do it probably on one layer with some tricks.

Take care and good luck
Back to top
mmttbb



Joined: 09 Sep 2003
Posts: 5


Post10 Nov 2003 16:42   

i want to know !!
any reference??
help pls!!
thanx!!
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap