electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

How to start to design CMOS limiting amp?


Post new topic  Reply to topic    EDAboard.com Forum Index -> RF, Microwave, Antennas and Optics -> How to start to design CMOS limiting amp?
Author Message
laofz



Joined: 02 Oct 2003
Posts: 1


Post11 Oct 2003 19:30   

How to start to design CMOS limiting amp?


I started my Ms Thesis last week, the title is CMOS limiting Amp. but the specification is not clear yet, I just knew I shall design a CMOS limiting amp, software is cadence, 0.13u process. I download about 90 IEEE papers, I am still in reading stage, shall I start to do some cadence exercise first. Can anybody spare your experence with. I really need some suggestion. My question are
1.Shall I design a low power one or high speed one?
2.By using 0.13u process, what is highest freq mydesign can be? I did a project before, it is VCO by using 0.35u process, the highest speed is around 2.7GHz.
Back to top
rfsystem



Joined: 25 Feb 2002
Posts: 858
Helped: 96


Post13 Oct 2003 8:56   

Re: How to start to design CMOS limiting amp?


Some golden hints!

1. Do not consider old (10years) textbook designs
2. Set a fixed gain for stage ~12dB
3. Mimic a load resistor with a PMOS in linear mode
4. Make shure that the PMOS remain in linear over input range
5. Set up a replicate bias for the PMOS load
6. Use local AC coupling instead of overall DC feedback
7. Alternative use local low frequency integrator feedback instead of AC
8. Design a amplitude detector with current output
9. Summ all currents up to get a RSSI detector

The details of the design are determine by your talent
Back to top
Google
AdSense
Google Adsense




Post13 Oct 2003 8:56   

Ads




Back to top
laofz



Joined: 02 Oct 2003
Posts: 1


Post16 Oct 2003 19:36   

Re: How to start to design CMOS limiting amp?


Some golden hints!

1. Do not consider old (10years) textbook designs
2. Set a fixed gain for stage ~12dB
3. Mimic a load resistor with a PMOS in linear mode
4. Make shure that the PMOS remain in linear over input range
5. Set up a replicate bias for the PMOS load
6. Use local AC coupling instead of overall DC feedback
7. Alternative use local low frequency integrator feedback instead of AC
8. Design a amplitude detector with current output
9. Summ all currents up to get a RSSI detector

The details of the design are determine by your talent


Hi RFsystem:
I am not clear about your reply, would you please give me more detail.
About your reply
1.point No 2. fixed gain for stage. normal is 4 stages, then total gain is about 48dB, is that correct?
2. If use PMOS transistor, the 1/f noise is big problem or not?
3.I don't understood your point 7?
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> RF, Microwave, Antennas and Optics -> How to start to design CMOS limiting amp?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
How can i start up to Design a CMOS 741 Op amp ? (5)
How to start a design with a new cmos process technology (12)
Oscillators using Op. Amp. How they start to oscillate ? (9)
How To start to be RF desinger & wokring from the HOME t (1)
limiting amp (9)
Mixer Circuit Design - how to start tackling this design (1)
how to start design (7)
how to start ic design (26)
Where does CMOS output short circuit limiting come from? (4)
How to start gmC design (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS