electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

how to simulate a SDRAM model with my SDRAM controller?
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> how to simulate a SDRAM model with my SDRAM controller?
Author Message
chenx



Joined: 20 Nov 2001
Posts: 4
Post03 Oct 2003 16:26   

how to simulate a SDRAM model with my SDRAM controller?
Hi!! I am using qu(at)rtus 2 3.0 and I dont know how can i use a SDRAM model to know if my SDRAM controller works! I downloaded the model from a web in Verilog but when i compile it fails!
what is the procedure to follow?
If someone knows please could you help me?
THANKS
Back to top
dreeke



Joined: 04 Feb 2003
Posts: 10
Location: Belgica
Post06 Oct 2003 6:43   

Re: how to simulate a SDRAM model with my SDRAM controller?
If your controller is VHDL then try to find a VHDL sdram model (try Micron website). Next step is to create a testbench where you connect your controller to the sdram. I can advise you to simulate with Modelsim, it is easier and much faster then simulating with qu(at)rtus. This was also suggested by our Altera FAE!

Greetings,
Dreeke
Back to top
Google
AdSense
Google Adsense
Post06 Oct 2003 6:43   

Ads


Back to top
Al Farouk



Joined: 13 Jan 2003
Posts: 195
Post07 Oct 2003 15:49   

Re: how to simulate a SDRAM model with my SDRAM controller?
check the error list that had benn produced and check that if some libraries is required to complete the compilation process. Also, I encourage you to do the taske using Mo/del sim.
Back to top
haifengyuyun



Joined: 07 May 2003
Posts: 38
Post28 Feb 2004 17:50   
how to find a good sdram model for simulation?
Back to top
alzomor



Joined: 09 Jun 2005
Posts: 626
Helped: 31
Location: Cairo
Post18 Oct 2006 9:56   

Re: how to simulate a SDRAM model with my SDRAM controller?
Hi

you can check this llink

www.freemodelfoundry.com

Salam
Hossam Alzomor
www.edaboard.com
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> how to simulate a SDRAM model with my SDRAM controller?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Help needed with SDRAM controller (3)
Interfacing sdram controller with FPGA (10)
Generic SDRAM controller of EDK8.2 with MicroBlaz and Micron (4)
SDRAM Controller (2)
sdram controller (2)
SDRAM CONTROLLER (1)
sdram controller (4)
SDRAM controller (7)
how to interface a SDRAM with AHB (3)
sdram controller in verilog? (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS