avd
Joined: 05 Jul 2003
Posts: 12
|
 30 Sep 2003 12:13 NEED HELP: Optimized blocks in VHDL design |
|
|
|
Hi there,
Can anyone help with some information about the optimization of the design within the Xilinx ISE 4.2i package? My problem is that the VHDL code that is written compiles perfectly, and the 'Simulate Behavioral VHDL Model' simulates pefectly, but when I run the design implementation stage, the design is optimized, and all the VCC and GND connections are removed (listed in the map report). If I run the 'Simulate Post-Translate VHDL Model' the simulation results are all X (red lines). Can anyone tell me why this happens?
Thanks,
Andrew
|
|
