electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

SystemC , Systemverilog , vera , specman...


Goto page Previous  1, 2, 3
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> SystemC , Systemverilog , vera , specman...
Author Message
pandey.kapil@gmail.com



Joined: 08 Sep 2005
Posts: 1


Post08 Sep 2005 13:11   

vera and specman LRM


Hi,

who go get the LRM of specman and vera?

Added after 13 minutes:

Hi

How i can learn specman,I realy want to learn this.
So kindly inform me how go get LRM or any document related to specman


Thanks
Back to top
Thomson



Joined: 15 Oct 2004
Posts: 181
Helped: 3


Post09 Sep 2005 7:44   

Re: SystemC , Systemverilog , vera , specman...


the following diagram basicly illustrates the SystemVerilog and other languages's development flow:
[img]

in addition, since SystemVerilog and SystemC are open languages and have many tool vendors to support them such that you're not restricted to only one tool vendor, which can bring you much flexibility and freedom.

in my opinion, proprietary languages such as e and openvera will doom to go to die.

currently many tool vendors such as Mentor and synopsys and other vendors has supported all or many of the features provided by Systemverilog. and SystemC is widely supported among the eda tool vendors, which is fundamentally a modeling language which leverage your modeling efficiency.


all the materials about SystemVErilog can be searched in the web of www.accellera.com, SystemVerilog is presided by this organization.[/img]



Sorry, but you need login in to view this attachment

Back to top
brianhe



Joined: 04 Jul 2002
Posts: 20


Post10 Sep 2005 10:05   

Re: SystemC , Systemverilog , vera , specman...


Specman is great but also expensive.
System verilog is well defined but sill not mature and well supported
Back to top
sansprint



Joined: 01 Sep 2005
Posts: 22


Post13 Sep 2005 2:23   

Re: SystemC , Systemverilog , vera , specman...


you can go to synopsys'free download,there is lrm
Back to top
ldm



Joined: 14 Oct 2005
Posts: 39


Post04 Nov 2005 17:22   

Re: SystemC , Systemverilog , vera , specman...


sansprint, where can I download OpenVera or SystemVerilog?
Back to top
hayang



Joined: 17 Dec 2003
Posts: 11


Post16 Nov 2005 4:08   

SystemC , Systemverilog , vera , specman...


i don't know why someone said "systemVerilog is slow", from general understanding, using any third party EDA tool will make the simulator slow. But if we use systemVerilog we don't need any third-party tool through PLI interface. so, using systemVerilog is faster. is my understanding correct?
Back to top
asilic



Joined: 19 Jan 2005
Posts: 1


Post16 Nov 2005 18:01   

SystemC , Systemverilog , vera , specman...


in my company,now using E ,vera and systemC ,but not systemverilog,is there any tools support systemverilog now?
Back to top
vikadik



Joined: 03 Dec 2004
Posts: 61
Helped: 4


Post30 Oct 2009 22:08   

Re: SystemC , Systemverilog , vera , specman...


All major companies like cadence ( SOC encounter ), Magma have updated there tools for using SV.
Back to top
ljxpjpjljx



Joined: 05 May 2008
Posts: 533
Helped: 12
Location: Shang Hai


Post31 Oct 2009 4:35   

Re: SystemC , Systemverilog , vera , specman...


now SV is very popular for verification and design !
SystemC can be very useful for agrithem modeling!
Back to top
pini_1



Joined: 18 Jun 2007
Posts: 288
Helped: 17


Post31 Oct 2009 7:21   

Re: SystemC , Systemverilog , vera , specman...


"For me system C is a great, license-free and high performance hardware simulator with the C++ as a verification engine....."

http://bknpk.no-ip.biz/my_web/First_SCV/aisTB.html

Many other examples in the site.
The site also inclusdes some specman examples:

"....The entire package can be downloaded from: specman performance test code
It includes the VERILOG test-bench, specman e-code, script to compile and run + specman profiler results. The design was used on NCSIM simulator...."
http://bknpk.no-ip.biz/my_web/specman_performane/specman_performane_1.html
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> SystemC , Systemverilog , vera , specman...
Page 3 of 3 All times are GMT + 1 Hour
Goto page Previous  1, 2, 3
Similar topics:
For new testbench, VERA, Specman/E, or Systemverilog? (3)
vera Vs specman (13)
vera Versus specman (24)
Vera and Specman (4)
system verilog, specman or vera (1)
wat is difference b/w specman and vera??????????? (3)
Vera and systemverilog (9)
help :vera and systemc (2)
Verification: SystemVerilog vs. Specman (e) - who's on top? (6)
SystemVerilog n' SystemC (4)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS