Rules | Recent posts | topic RSS | Search | Register  | Log in

What's the max frequency Xilinx FPGA can run?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
zcq



Joined: 14 Jul 2001
Posts: 112
Helped: 1


Post26 Sep 2003 14:56   What's the max frequency Xilinx FPGA can run?

For Virtex 2 or virtex pro?

Thanks!
Back to top
drwho78



Joined: 01 Jan 1970
Posts: 214
Helped: 7


Post26 Sep 2003 15:15   Re: What's the max frequency Xilinx FPGA can run?

I have run designs with the fastest speed grades at about 260 MHz. You may be able to squeeze more out of these chips. The speed can be affected by your design, routing, and placement.
Back to top
it_boy



Joined: 18 Jul 2002
Posts: 181
Helped: 4


Post26 Sep 2003 17:39   Re: What's the max frequency Xilinx FPGA can run?

1. Depends on the speedgrade you select,
2. Depends on your design. More of combination logic in your design, lesser will be the acheivable frequency.
3. Depends on how big your design will be. If you are occupying more than 90% of the logic inside the FPGA, frequency will reduce noticeably.
4. Depends on your placement.
5. Depends on what kind of constraints you apply.
6. Depends on what kid of optimisation you choose.. area or speed
Back to top
ktuluboy



Joined: 27 Sep 2002
Posts: 4


Post27 Sep 2003 2:32   Re: What's the max frequency Xilinx FPGA can run?

You can run a Virtex 2 pro up to 300Mhz...but it really depends of your design.

ktuluboy
Back to top
igorz



Joined: 30 Mar 2002
Posts: 16


Post27 Sep 2003 22:32   Re: What's the max frequency Xilinx FPGA can run?

Actually, it's quite a difficult matter to run complex designs at speeds more than 200-250 MHz, even on FPGA's with high speed grades.

But with simple circuits (without DCM, sometimes - without global clocks, manually placed and routed) your can go above 1 GHz, I presume.
Back to top
juggernaut



Joined: 25 Jan 2002
Posts: 33


Post28 Sep 2003 9:32   Re: What's the max frequency Xilinx FPGA can run?

My experience has been that you can design large and complex designs to run around 200MHz if you are very careful with pipelining and so on. You can certainly push beyond this to the 300MHz mark for simple circuits but you don't get more than a layer or two of combinatorial logic at these speeds, thus restricting what you can do...

The next xilinx family (Virtex4 - not sure what happened to Virtex3) will be made on .75um process, which is significantly smaller than the 1.3um process used for Virtex2/Virtex2pro, so I imagine that you'll be able to sail right through the 300-400MHz barrier when these devices become available...

J
Back to top
zcq



Joined: 14 Jul 2001
Posts: 112
Helped: 1


Post28 Sep 2003 16:11   

Thanks for all the reply!
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap