electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Post layout extraction


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Post layout extraction
Author Message
mlxsae



Joined: 22 Jan 2003
Posts: 59


Post26 Sep 2003 11:04   

Post layout extraction


I'm not that experienced with post layout extraction but we have the cadence tools available and I want to see what they are capable to. I want to do a post layout extraction but beside the caps, I also want to extract the resistors (routing / gate / ...). This is where I got stuck. I have the possibility to extract tha caps and the poly routing resistors (important when you work with current mirrors) but not for metal routing. Is there a way to get this extraction? Dracula, Diva, Virtuoso???

Thank you!
S. Cool
Back to top
Google
AdSense
Google Adsense




Post26 Sep 2003 11:04   

Ads




Back to top
cikyen



Joined: 11 Jun 2003
Posts: 63


Post07 Oct 2003 4:42   


I am not sure about cadence tools.
But for Star-RCXT you can select what (R, C or both) to extract, and which layer to extract.
Back to top
napong



Joined: 06 Jan 2002
Posts: 36


Post07 Oct 2003 10:47   

Re: Post layout extraction


It depends on your rule file support R/C extraction or not.
In DIVA, if you has rule file that support R/C extraction, you can extract R/C by setting switches in Extractor windows (click Set Switches and select resistor option). There will be a presistor and pcapacitor component in your extracted view.
In DRAC is the same, you have to run DRAC with R/C extraction supported rule. After running, there will be a netlist file contaioning R/C parasitic in the running directory.
If you don't have supported rule file, you can write the rule file by yourself but it needs lots of experience skill, time and also foundry parameter to do.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Post layout extraction
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Post Layout Extraction Simulation (1)
difference on the post-layout and pre-post-layout simulation (13)
help: post-parasitic-extraction simulation (6)
Re: Simplifying Extraction for Post Simulation (1)
Extraction of layout (2)
cadence layout extraction (1)
Layout to Netlist extraction (1)
Pls help on layout extraction (2)
IC5I4I SDF extraction after layout? (1)
RC extraction for layout data in magic (4)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS