electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

About FTL and wear leveling


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> About FTL and wear leveling
Author Message
Jerry Yau



Joined: 22 Oct 2001
Posts: 79


Post01 Sep 2003 3:41   

About FTL and wear leveling


Hi all,
Could you help me to find the documents about FTL and wear level? I know some card specs have discuss it. But It is not enought for me. I need C source code and document which describes how to implement the FTL and wear leveling in C language. Of couse, I know MTD has C source code for RTL but the document,in MTD site,is too simple to
understand the C source code. Thanks for your help.
Back to top
Google
AdSense
Google Adsense




Post01 Sep 2003 3:41   

Ads




Back to top
pbpb



Joined: 14 Sep 2003
Posts: 3


Post14 Sep 2003 6:47   

Re: About FTL and wear leveling


Depending on what is your product it may be useful
to contact SanDisk and get the Stingray platform which includes C code
and the documentation about SanDisk Toshiba MLC Flash specifics
(ECC stregth, wear leveling etc)

You will need to sign NDA but As far as I know all the stuff is free
to use for devices having built in Flash and not having a storage
as a primary funciton (DSC, MP3 players etc)

If you want to build flash card you are SanDisk competitor and licensing
involves paying money and some certification process.

Thanks,
Przemek
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> About FTL and wear leveling
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Write leveling in DDR3 controller (1)
help on i2c eeprom wear-out (1)
Why FTL(Flash Translation Layer) header not found (2)
what cause laser in cd, dvd player to wear out (13)
question about network and need suggestion about study book (1)
help about thermometre and clock with grafic lcd and 8051 (1)
Tell about Star and Delta power connection and tell where th (1)
about RS code decoder - error only and error and erasure (1)
about E1 and T1 (2)
i am confused about N0 and N0/2 (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS