electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

How to simulation ADC SFDR/ENOB/INL/DNL by hspice ??


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> How to simulation ADC SFDR/ENOB/INL/DNL by hspice ??
Author Message
andy2000a



Joined: 18 Jul 2001
Posts: 767
Helped: 7


Post29 Aug 2003 9:16   

adc sfdr


How to simulation SNDR on hspice ?? someone said use .Four Fin
and will find THD , SNDR=THD
Back to top
Google
AdSense
Google Adsense




Post29 Aug 2003 9:16   

Ads




Back to top
rfsystem



Joined: 25 Feb 2002
Posts: 858
Helped: 96


Post29 Aug 2003 22:01   

finding enob of adc


So Hspice means pure analog simulation. So you get a anlog vector of a digital signal. So you have to convert to 1bit per sample. So write the vector as asci. Read into Matlab. Convert to 1bit and sample at the right point. So you get much shorter vectors than the Hspice result because for each period of the sample clock you have 100s of time samples placed irregular. Compose from the 1bit vectors a integer number vector. Then make the analysis in Matlab with the help of the toolboxes.

With mixed mode spice simulators supporting some HDL you can write the same stuff running as analysis bench withhin the simulation. But I think it is not possible in Hspice.
Back to top
andy2000a



Joined: 18 Jul 2001
Posts: 767
Helped: 7


Post05 Sep 2003 2:12   

sfdr inl


I use hspice simulation THD ..

1. use ideal DAC convert ADC output to analog signal
2. use .four freq v(out)
and use THD equation

ENOB = (THD- 1.76 ) /6.02

but simulation THD is small , ENOB looke like very small ..
someone said hspice must be choose correct cycle time for FFT simulation
I don't know know to write ENOB code for matlab

if I use hspice simulation ADC .. I can write down ADC output value
but how to simulation INL/DNl/ENOB by matlab ??
and ADC need how many cycle ? or just only need 1 cycle A/C convert ?
can you give me matlab code ?
thank you
Back to top
rfsystem



Joined: 25 Feb 2002
Posts: 858
Helped: 96


Post08 Sep 2003 21:48   

sfdr in adc


Sorry, I did not have the code. I heard about it because of the troubles users have with postprocessing spice results.

Indeed, you need to use a rectangular window for FFT and put in a integer number of sines. Then after some decay time of initail transients you will be free of spectral leakage. So ENOB is calculated from the ratio of sine power to every other signal power. I don not know the exact formular, but it is not a simple THD.
Back to top
bastos4321



Joined: 01 Jan 1970
Posts: 341
Helped: 24
Location: space


Post08 Sep 2003 22:58   

adc enob code


The algorithm to calculate INL and DNL using the histogram method is presented here.

Joey Doernberg, Hae-Seung Lee and David A. Hodges, “Full-Speed Testing of A/D Converters”, IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6, pp. 820-827, December 1984

BAstos
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> How to simulation ADC SFDR/ENOB/INL/DNL by hspice ??
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
how to simulate the INL and DNL, SFDR in hspice? (1)
how to simulate the INL DNL and SFDR of DAC with hspice? (5)
Pipeline ADC DNL and INL simulation Question (1)
How to hspice simulate PWM one bit DAC INL DNL (2)
How to simulate the DNL and INL of a ADC? (2)
how to measure the INL DNL of pipelined adc (2)
How t o measure the INL DNL and SNR of pipelind adc (1)
How to measure the parameter of ADC, such as DNL,INL and SNR (5)
how to edit veriloga code for adc dnl and inl test? (2)
How can I do the DAC's DNL&INL simulation? (16)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS