Rules | Recent posts | topic RSS | Search | Register  | Log in

Is it right time to use PSL?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
repac



Joined: 31 May 2001
Posts: 23


Post18 Jul 2003 7:25   Is it right time to use PSL?

Assertion base verification is the trend.
But, which language should we use?
PSL? or others?
It seems only cadence ncsim supports PSL dynamic simulation and few beta tools support PSL static formal verificatoin.
Should we integrate PSL into our verification flow now?
Shocked Question Question
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap