Rules | Recent posts | topic RSS | Search | Register  | Log in

Help required with Xilinx ISE for SPARTAN device

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
sanjay



Joined: 04 Jul 2003
Posts: 117


Post13 Jul 2003 19:08   Help required with Xilinx ISE for SPARTAN device

Hi there all,

I would be really glad if saome one could help me out.
We are trying to do a project using the Xilinx ISE 5.2i software.
with the spartan device xcs10-4pc84

Problem 1

when we go to select the device architecture we'll be using the option doesnt give us the menu for Spartan. It only gives for Virtex,VirtexPro,Spartan-II and many others..

We want to work with spartan device xcs10-4pc84 but we can not find a way to do it for no option is given.

PROBLEM 2:

Then as an alternative we decided for ISE 4.1 which supports spartan device as well.. but then it only allows us to go through the EDIF flow.
and not VHDL flow.

We want to start the design using VHDL flow.
but the program just doesnt allow us to implement the VHDL flow no option is shown.

HELP :

It would be really appreciated if someone could help us in this manner
as soon as possible.

Mail me at following address :

200016571(at)ctech.ac.za
scindian(at)hotmail.com

Thanking you guys

sanjay
Back to top
tlp71@hotmail.com



Joined: 14 May 2002
Posts: 451
Helped: 3


Post13 Jul 2003 19:35   

if i remenber ise 5.x don't support spartan, and you can.t use this.
For the second the full version of ise 4.1 work fine whit vhdl.
Do you have webpack ?
If yes the webpack 4.1 is only to fit as say xilinx.
For the ise 4.1 i suggest you to retry to install.
Bye.
G.
Back to top
zape



Joined: 10 Jul 2003
Posts: 104
Helped: 9
Location: Spain


Post15 Jul 2003 6:50   

I donīt remember if spartan is supported on ISE 5.X, but the second problem is not an installation problem, the reason why you can not use a vhdl flow is that the tool that you have is Alliance 4.X. Alliance package is thought to people working with non Xilinx synthesis tools (Leonardo, Synplify...) so it only support an edif flow.
Back to top
motopiza



Joined: 07 May 2001
Posts: 30
Helped: 2


Post17 Jul 2003 1:22   

>Problem 1

Web-ISE series doesn't support "SPARTAN" series.
(Web-ISE 5.X/4.X/3.X)

I recommend use "SPARTAN-2" family.
It is very powerfull & low price.
(Or,Do you need PLCC type ?)

>Problem 2

Oh!?
ISE can design with each VHDL/Verilog/EDIF flow.
Please check your operation of ISE tool.
Back to top
ch_wen



Joined: 08 Feb 2002
Posts: 29


Post18 Jul 2003 10:27   

Alliance package doesn't support VHDL or Verilog flow, please choose Foundation package if you want them.
Back to top
FNK



Joined: 25 Jan 2003
Posts: 145
Helped: 1


Post18 Jul 2003 14:57   

Yes I have gone through the same problem. What I did was to use Leonardo to Synthesize the design and generate EDIF. I used Xilinx 4.1 to import the EDIF and do place and route.

Hope it helps.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap