Rules | Recent posts | topic RSS | Search | Register  | Log in

Open source - Verilog for benchmark

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
crystal



Joined: 12 Jun 2003
Posts: 130
Helped: 3


Post09 Jul 2003 4:53   Open source - Verilog for benchmark

I need to do some benchmarking on EDA tool - typically VCS.
Anybody has any design with source codes or direct link to download a sample design appropriate to do benchmarking?

I've tried Sun website on the picoJava open sources but the download link appeared to be down/in error.
Any help?
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap