electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

clock skew in Apollo
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> clock skew in Apollo
Author Message
zackwang



Joined: 29 Sep 2002
Posts: 44
Post04 Jul 2003 7:38   

clock skew in Apollo
What CTS method about generated clock & overlapp & gated clock

can reduce skew?
Back to top
Google
AdSense
Google Adsense
Post04 Jul 2003 7:38   

Ads


Back to top
cikyen



Joined: 11 Jun 2003
Posts: 63
Post23 Sep 2003 10:12   
CTS will help you to balance your clock tree. If you use it nicely, it will reduce the clock skew, and the buffer level.

For beginner user, it's always advise to use auto gated clock
Back to top
hoteagle



Joined: 14 Sep 2003
Posts: 19
Location: China
Post02 Oct 2003 21:09   

Re: clock skew in Apollo
as I know, there is a CTS tools in Apollo II named GCTS, which is specially for gated clock. You can try it.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> clock skew in Apollo
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
CTS and skew control - clock skew balancing (1)
mutiple clock domain , method to avoid clock skew (5)
clock skew (4)
Clock Skew (16)
clock-skew (15)
about clock skew (6)
about clock skew? (7)
Clock Path Skew (3)
Clock Skew Minimization (12)
HOLD Clock skew (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS