Rules | Recent posts | topic RSS | Search | Register  | Log in

verilog - library cell info needed

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
powercore



Joined: 15 Jan 2003
Posts: 3
Location: UK


Post02 Jul 2003 13:56   verilog - library cell info needed

I need to run accurately a gate-level simulation, using Verilog, and I can't find rising and falling time delay of basic gates (not to mention the complex gates I need) Sad under different load conditions (i.e. 1,2,3,4 NOT gate).
Technology is not an issue. How can I extract those info from a standard cell library if I could find one?
Can anybody help? if so PM me! Smile
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap