electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

verilog - library cell info needed
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> verilog - library cell info needed
Author Message
powercore



Joined: 15 Jan 2003
Posts: 3
Location: UK
Post02 Jul 2003 13:56   

verilog - library cell info needed
I need to run accurately a gate-level simulation, using Verilog, and I can't find rising and falling time delay of basic gates (not to mention the complex gates I need) Sad under different load conditions (i.e. 1,2,3,4 NOT gate).
Technology is not an issue. How can I extract those info from a standard cell library if I could find one?
Can anybody help? if so PM me! Smile
Back to top
Google
AdSense
Google Adsense
Post02 Jul 2003 13:56   

Ads


Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> verilog - library cell info needed
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
mapping tsmc std cell library and tanner library (1)
ATcommand for Cell info (16)
How to report library info in PKS (1)
ASIC Cell Library (13)
Ami Cell Library (3)
Standard Cell Library (6)
cell library design (1)
std cell library (5)
Reg: Cell Library (3)
Std cell library (4)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS