electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

How to use the VHDL to design a PLL for CPLD?
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> How to use the VHDL to design a PLL for CPLD?
Author Message
GoodMan



Joined: 30 Sep 2002
Posts: 377
Post24 Jun 2003 9:49   

pll in cpld
Hi,

Who can tell me about this design?
Crying or Very sad

3x Embarassed
Back to top
Google
AdSense
Google Adsense
Post24 Jun 2003 9:49   

Ads


Back to top
computer_terminator



Joined: 28 Aug 2001
Posts: 72
Post29 Jun 2003 4:13   

vhdl pll cpld
You'd better descript your question more detail.
If you want to design an all-digital-pll, you can reference the book wrote by "Best"
Back to top
arena_yang



Joined: 01 Apr 2003
Posts: 36
Post02 Jul 2003 9:16   
Please search DPLL,DLL,PLL in the forum
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> How to use the VHDL to design a PLL for CPLD?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
How to design a PLL by using CPLD?(such as EPM7128?? (2)
How can I use this PLL design program (3)
How to use the Debussy with the Modelsim in vhdl ? (2)
how can design a narrow on-chip loop filter for the PLL? (4)
How to use the variable in VHDL ? (5)
use which tool to build the model for pll? (2)
How to use an inbuilt ADC in a CPLD? (4)
How to use single macrocell in CPLD of xilinx? (2)
How to use CPLD with Xilinx FPGA (3)
Which is the easiest way to start VHDL/ CPLD? (11)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS