about noise simulation

EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> about noise simulation

Author

Message

vagary

Joined: 19 Jan 2003
Posts: 3

21 Jun 2003 16:23 about noise simulation

How to simulate their noise in switched-capacitor circuits? who know?

Google
AdSense
Google Adsense

21 Jun 2003 16:23 Ads

md

Joined: 17 Jul 2001
Posts: 21

27 Jun 2003 6:30

as far as I know, @DS and Switcap are the softwares capable of doing this. Switcap was developed at Columbia University and it's not distributed anymore. If I am not mistaken using @DS you can run transient noise analysis.

RC13

Joined: 24 Apr 2002
Posts: 125

20 Sep 2003 12:51

may i the detail of using @ds in switch cap simulation? you mean @gilent @ds?

shiowjyh

Joined: 29 May 2003
Posts: 114
Helped: 1

20 Sep 2003 16:50 Re: about noise simulation

As I known, there are many factors to affect switched-cap... say like clock-feedthrough, charge rejection, power...
Generally, there come circuits to improve those defects. Like use differential opamp to increae the immunity of signal noise; use offset cancellation circuit on both input and output.
This is how I am thinking about a design. Once your design architecture is ready, and finish whole circuit simulation, then start to consider how may noise affact it. Of course, nowadays EDAs can make you easier to predict how your real circuit could be. But somewhat there come others that you can't imaging... Also, it must be watch out on layout stage... Do you need to run post-simulation? I think the answer is yes...
I assume you are a analog designer, and hspice also have options for noise analysis-- Monte Carlo analysis, try it if you are interested. I never tried........ Smile