Rules | Recent posts | topic RSS | Search | Register  | Log in

FASTSCAN and 2 clock domains

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
ultraunix



Joined: 18 Feb 2002
Posts: 15
Post08 May 2003 9:36   FASTSCAN and 2 clock domains
HI all,
has any one experience in using FASTSCAN for scan pattern generation in a design where there are 2 (or more) clock domains.
I want to pulse syncronously the two clocks during shift; then pulse sequestially in the capture phase.
In this way it is possible to check also the connections between the different clock domains.

Does someone has experience in this?

Thanks.
Back to top
alanray



Joined: 11 Jul 2002
Posts: 22
Post28 Jul 2003 10:19   2 clock domain shift clock
use latch to pass differnet clock domain
Back to top
mitsubishi



Joined: 10 Sep 2002
Posts: 41
Post28 Jul 2003 11:45   
See attached file!!

Sorry, but you need login in to view this attachment
Back to top
GoodMan



Joined: 30 Sep 2002
Posts: 369
Post02 Sep 2003 14:46   
This is a good paper! Wink
Back to top
ultraunix



Joined: 18 Feb 2002
Posts: 15
Post11 Sep 2003 18:34   
Hi Alanray, using 2 clocks input you increase the coverage because you check the connection between clock domains. Finaly I have set it up and it worked well! For me is better to avoid latches and user two o more clocks input during scan.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap