| Author |
Message |
GoodMan
Joined: 30 Sep 2002
Posts: 366
|
 19 Mar 2003 5:34 How to do post-sim in modelsimSE with quartusII? |
|
|
|
Hi,
Who can tell me?
I used the VHDL to coding .
thanks for help!
|
|
| Back to top |
|
 |
TurboPC
Joined: 14 Mar 2002
Posts: 148
Helped: 1
|
| 19 Mar 2003 5:56 |
|
|
|
From the online help...
The EDA Tool Post-Compilation Commands > Write Output Netlists command (Processing menu) is only available after you have compiled a project and you have specified a simulation, timing analysis, or board-level simulation EDA tool. If you use this command after the design source files have changed after compilation, the qu(at)rtus II software generates the output netlist files with the data from the last compilation.
Allows you to generate Verilog Output Files (.vo), VHDL Output Files (.vhd), and Standard Delay Format Output File (.sdo) for a design. You can compile a design and then specify different EDA tool settings and regenerate the netlist files without recompiling the design. You can also use this command to generate Stamp model files, PartMiner XML-Format Files (.xml), and IBIS Output Files (.ibs).
...
|
|
| Back to top |
|
|
anwayy
Joined: 19 Sep 2002
Posts: 34
|
| 20 Mar 2003 9:08 like this |
|
|
|
| these's a option in quartusII, "Project--EDA Tools seting", choose ModelSim and then quartusII will generate netlist and sdf files automaticly after compile, either in verilog or vhdl format,(.vo, .sdo, .vho). And then, you should know how to do simulation now, right?
|
|
| Back to top |
|
|
