Rules | Recent posts | topic RSS | Search | Register  | Log in

how to verify a 32-bit full adder with testbench

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
wildpig



Joined: 18 Mar 2003
Posts: 2
Post18 Mar 2003 11:37   how to verify a 32-bit full adder with testbench
as the title
Back to top
rfsystem



Joined: 25 Feb 2002
Posts: 778
Helped: 83
Post19 Mar 2003 0:49   
If the full adder is

A+B+CIN->S+COUT

set A=FFFFh and B=0000h and CIN=1b

and interchange A and B. With this test you trigger the critical path. Toggling all nodes with a reduced vector set require knowledge about the implementation.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap