the_penetrator
Joined: 22 Jun 2001
Posts: 310
Helped: 3
|
 16 Mar 2003 0:26 |
|
|
|
PLI stands for Programming Language Interface. Is a macro language to use in Verilog sources for simulation purposes (text I/O etc).
This is one of the main reasons that Verilog sucks (personal quote). You need two languages (Verilog and PLI) for writing efficient proggies in Verilog! Good refs are: Celia C. page, and at www.eda.org.
FLI: Foreign Language Interface. Is some proprietary macro language by ModelSim. Supposedly for cosimulation of "foreign" language modules with VHDL or Verilog. E.g. you have a bus functional model of a peripheral in C and you want to simulate it in conjunction with your VHDL core.
Good sources: Modeltech website probably.
the_penetrator©
|
|
