Rules | Recent posts | topic RSS | Search | Register  | Log in

need help with sdf annotaion in cadence ncverilog.

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
hawk



Joined: 27 Nov 2001
Posts: 163


Post13 Mar 2003 11:08   need help with sdf annotaion in cadence ncverilog.

Hi fox,
I need help regards to sdf annotation:
I can annotate the sdf max/min in seperate files (e.g. min alone & max alone - seperate sdf files for min/max).
However i did not succeeded to run on 1 sdf file with min/typ/max & choose from this file the relevant mode.
So....
My Q is:
how can i run sdf annotation with one sdf file which include min,typ,max
& choose the relevant mode in the gatelevel simulation????????
If some one can give an example for this, it will be great.
Regards,
Hawk.
Back to top
shawndaking



Joined: 20 Jun 2001
Posts: 235
Helped: 6


Post13 Mar 2003 12:30   I Don't Think You Need It

In Timing Design There Is No Question Of mMin Or Typical, You Always Choose The Maximum Delay To Test The Worst Case Scenario.
Back to top
kinysh



Joined: 16 Jul 2002
Posts: 67


Post14 Mar 2003 7:22   

the cadence help have detail for sdf_annotate
here is the example we use
$sdf_annotate("file.sdf", u_toannotate,,,"TOOL_CONTROL","1.0:1.0:1.0","FROM_MTM");
in the run script use typdelay, maxdelay, mindelay to control it.

by the way, min delay is also very important, it check hold time.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap