can someone look at this snapshot from my simulation please.

EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> can someone look at this snapshot from my simulation please.

Author

Message

toffee_pie

Joined: 01 Nov 2009
Posts: 9

07 Nov 2009 0:01 can someone look at this snapshot from my simulation please.

hi Guys

I have a test bench written for my 16 bit ALU and this is what my simulation gives me, is this correct even.?

I have just used one operand at first (A + B), to see if its ok.

The signals are a,b inputs, c is output c_nx is also an output

thanks for the help Smile

Google
AdSense
Google Adsense

07 Nov 2009 0:01 Ads

Sorry, but you need login in to view this attachment

toffee_pie

Joined: 01 Nov 2009
Posts: 9

07 Nov 2009 0:14 can someone look at this snapshot from my simulation please.

I also need to create a time scale period of 10ns in this.

Do I just need to include the line

`timescale 10ns/100ps

in my test bench code for this?