electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

lpm xor in qu(at)rtus.parity bits for a Hamming generator
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> lpm xor in qu(at)rtus.parity bits for a Hamming generator
Author Message
mariac1210



Joined: 06 Nov 2009
Posts: 1
Location: Wexford, Ireland
Post06 Nov 2009 17:03   

lpm xor
Hi all,

I'm trying to implement an xor gate using the lpm xor megafunction in qu(at)rtus. I need to create three parity bits for a Hamming generator. This means that I need three xor gates with three inputs. I know I can declare the three gates after the componant declaration in the archetecture. My width is 1 and the size is 3. What I'm confused about is the DATA in. In the LPM componant declaration the DATA is declared by

DATA : in std_logic_2D(LPM_SIZE downto 1, LPM_WIDTH downto 1)

I'm sending in a 4 bit string.Using the above declaration though, how do I send three specific bits into each of my xor gates? For example, gate1 needs to xor bits 1,2 and 4.

THanks
Maria
Back to top
Google
AdSense
Google Adsense
Post06 Nov 2009 17:03   

Ads


Back to top
FvM



Joined: 22 Jan 2008
Posts: 5161
Helped: 767
Location: Bochum, Germany
Post06 Nov 2009 18:25   

lpm xor
Why don't you simply use a VHDL XOR operator?
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> lpm xor in qu(at)rtus.parity bits for a Hamming generator
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
parity check coefficient to generator matrix (2)
Limitation of ODD parity generator "circuit is attached (1)
help Error for LPM Ram synplify. (1)
verilog code for hamming encoder (1)
select number of Data bits out of generator,know Data Rate? (8)
what's the difference between 3 bits slicer and 3 bits ADC? (2)
help for vhdl error in qu(at)rtus II Analysis & Synthesi (1)
XOR For Regsiter (3)
19 input XOR gate with 2 input XOR (6)
24 BITS TFT TO 4 BITS STN (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS