electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

How to decide the min Vdd to a CMOS op Amp?


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> How to decide the min Vdd to a CMOS op Amp?
Author Message
zizzbear



Joined: 03 Sep 2009
Posts: 7


Post06 Nov 2009 15:15   

How to decide the min Vdd to a CMOS op Amp?


Hi , every one,

I have a question about how to design and analyse a op Amp( or any other circuit)īs min Vdd.

I think the basic idea for the min Vdd is it need to let each transistor in a branch "on", that will be Vgs > Vth, right?

so, take a inverter stage for example, then the Vdd min should be (Vthp +Vthn), right?

but in op Amp design, how to make sure a op Amp can working on the idea min Vdd, what other thing will cause the actual min Vdd increasing ? how to determine the margin for the Vdd range?

Thank you !
Back to top
Google
AdSense
Google Adsense




Post06 Nov 2009 15:15   

Ads




Back to top
dick_freebird



Joined: 04 Mar 2008
Posts: 312
Helped: 45
Location: USA


Post06 Nov 2009 19:03   

How to decide the min Vdd to a CMOS op Amp?


You'd really want to run a series (w/ process corners,
as VTN and VTP dominate the result) and criticize all of the
usual results, against their "datasheet" limits. Min VDD
for the user, is where it's no longer giving the performance
they need.

You can operate subthreshold if you design for it and can
take the performance hit. You could get to below max(VTN,VTP)
with a low stack height, very low current etc. although
this is not likely to be a very high quality op amp in terms
of gain, CMRR/PSRR etc.
Back to top
zizzbear



Joined: 03 Sep 2009
Posts: 7


Post09 Nov 2009 15:11   

Re: How to decide the min Vdd to a CMOS op Amp?


Thank you very much for your reply,

seems a bit hard to me....

do you mean: the design parameters that effecting the min Vdd for a op amp are Vth?
but need to check with the corner situation?

other wise, if the Vdd is lower a bit more ( from satisfy all transistor to above Vth), then , at the design step, need to design transistors to working at subthreshold, right?

do I get what your mean ?

So, basicly, at the beginning of design, and I was gave a specification of a min Vdd,
then I just need to do all calculation on this min Vdd as operating point, right?

is it always have some way to fullfill the required min Vdd?
Or, normally , on the other hand, ---- do design first, fullfill other spec ( gain , BW, SR...) and then sweep the Vdd to see how min the Vdd could be?

Than you !!
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> How to decide the min Vdd to a CMOS op Amp?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
How to decide the input sign of the two stage op amp? (1)
how to decide the gain of error amp in ldo (1)
How to calculate the width of VDD & GND ? (5)
how to decide the err amp output dc level in dc-dc converter (8)
Vdd min = Vt,n + |Vt,p| ? (2)
Vdd min = Vt,n + |Vt,p| ? (3)
How to calculate (Min & Max) I/P & O/P delay for STA (2)
How to decide PLL LoopBandwidths? (10)
I need help to decide the tail current for telescopic amp (1)
how to decide the bias-voltage of the folded-cascode opamp?? (4)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS