electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

how to implement ROM in verilog code
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> how to implement ROM in verilog code
Author Message
LinXiaoling



Joined: 25 Feb 2008
Posts: 28
Helped: 2
Post06 Nov 2009 2:34   

how to implement ROM in verilog code
Hi!
I want to implement ROM (about 64*16K) in my own verilog code.and I use the code style like this:
always@(posedge clk)
begin
if(clk_en)
begin
case(address)
0: ROM_data <= 16'd11;
1: ROM_data <= 16'd21;
...
endcase
end
end

but for my ROM_data is too large,so the ISE tool download the .v so long . and I try to realize it by IP core,but there exists the same problem,.coe download long,too. so can any guys give me some advice.Thanks!
ps: my computer is running well for big design.and for ISE9.2 and ISE11.1,the same problem.
Back to top
Google
AdSense
Google Adsense
Post06 Nov 2009 2:34   

Ads


Back to top
RBB



Joined: 02 Jul 2007
Posts: 115
Helped: 11
Location: USA
Post06 Nov 2009 5:41   

Re: how to implement ROM in verilog code
This is only the fly, so no guarantees..

Code:

reg [15:0] mem [16384:0]

always @ (posedge clk)
    if(clk_en == 1'b1)
        ROM_data <= mem[address];
    else
        ROM_data <= {16{1'bx}};
Back to top
LinXiaoling



Joined: 25 Feb 2008
Posts: 28
Helped: 2
Post06 Nov 2009 6:01   

Re: how to implement ROM in verilog code
RBB wrote:
This is only the fly, so no guarantees..

Code:

reg [15:0] mem [16384:0]

always @ (posedge clk)
    if(clk_en == 1'b1)
        ROM_data <= mem[address];
    else
        ROM_data <= {16{1'bx}};

Thanks anyway
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> how to implement ROM in verilog code
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
anyone have ROM design code in VERILOG...... (9)
random implement verilog code (2)
how to implement a DFF in verilog? (5)
how to implement Look-Up table in verilog (4)
How to implement interpolation using verilog coding (6)
How to implement Humming coding with verilog? (2)
How to write the emulation code for ROM? (6)
How to use verilog to implement Alpha-blending architectur? (4)
How to implement random data generator in Verilog or VHDL (1)
How to implement in verilog HDL this Delay circuit (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS