electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

VERIFY ASYNC fifo in verilog - scoreboard implementation
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> VERIFY ASYNC fifo in verilog - scoreboard implementation
Author Message
hzhang96



Joined: 05 Nov 2009
Posts: 2
Location: ca
Post05 Nov 2009 3:47   

VERIFY ASYNC fifo
I am trying to write a testbench & testcase in systemverilog
to verify an async FIFO.
Could anybody provide some sample code?
How do I test the scenario of writing and reading simutnously?
How can i implement or call the scoreboard?
Thanks!
kitty
Back to top
Google
AdSense
Google Adsense
Post05 Nov 2009 3:47   

Ads


Back to top
ljxpjpjljx



Joined: 05 May 2008
Posts: 533
Helped: 12
Location: Shang Hai
Post05 Nov 2009 5:06   

Re: VERIFY ASYNC fifo
try OVL , it can provide you many examples!
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> VERIFY ASYNC fifo in verilog - scoreboard implementation
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Best Async FIFO Implementation (2)
diff between async fifo and sych fifo ram? (2)
Depth of Async FIFO (2)
Small depth Async FIFO (4)
Question about Async FIFO (1)
papers 4 async fifo impelmentation in vhdl (1)
project report/material 4 async fifo impelmentation in vhdl (1)
how metastability does not occur in Async Fifo (5)
What will be the async FIFO depth for CDC ? (4)
Verify Sequence in Verilog (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS