electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

How to minimize loses through multilayer RF Stack up
Post new topic  Reply to topic    EDAboard.com Forum Index -> PCB Routing & Schematic Layout software & Simulation -> How to minimize loses through multilayer RF Stack up
Author Message
berms03



Joined: 04 Nov 2009
Posts: 1
Post04 Nov 2009 16:44   

Multilayer RF Stack up
So I'm trying to route an RF device, but do the complexity of the device, I can't route the RF on a single layer. I know routing RF on separate layers will loose a little bit of performance, but at this point it's my only option. Will the following stack up minimize the lost?

RF SIGNAL
GND
SIG1
SIG2
GND
RF SIGNAL

Would it be better to go with an eight layer board?
Back to top
Google
AdSense
Google Adsense
Post04 Nov 2009 16:44   

Ads


Back to top
kspalla



Joined: 19 Aug 2008
Posts: 848
Helped: 140
Post12 Nov 2009 11:41   

Re: How to minimize loses through multilayer RF Stack up
Yes. The above approach is ok. Just take care that Sig1 and 2 are separated greater extent such that there is no or minimal cross talk.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PCB Routing & Schematic Layout software & Simulation -> How to minimize loses through multilayer RF Stack up
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Multilayer PCB Stack-up (2)
how to receive data in vb through 89c51 through rs232 (6)
How to minimize EM simulate time in MWO? (5)
how to minimize vias in PowerPCB/Blazeroute? (7)
How to minimize the noise floor of amplifier (4)
how to minimize the interconnect while doing synthesis? (3)
Does anyone know how to minimize the charge injectioin noise (3)
Shield, noise, loses in conductors (1)
How to define multilayer PML in HFSS (2)
How to handle via in hi-frequency multilayer board (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS