port names in pex.netlist is Upper Case ! |
![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]()
| ||
| All times are GMT + 1 Hour |
|
How to ouput upper case in verilog? (5) calibre postsimulationof PEX netlist (2) Pin and Netlist Problem , IC Station, Calibre PEX (2) how to run simulation with the PEX netlist in spectre? (1) Modelsim systemc port/signal names not found for submodules (4) Error in .pex.netlist "ERROR 52: In file "./inva_n (3) how to case my project pcb into a suitable case? (5) Best case and worst case (2) worst case lib in setup time and best case in hold time ? (4) Bluetooth upper layer stack (9) |