electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

FastScan at speed test with occ
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> FastScan at speed test with occ
Author Message
ed168



Joined: 04 Nov 2009
Posts: 4
Post04 Nov 2009 3:40   

FastScan at speed test with occ
Hi,

I am studying at speed scan test with on-chip clocks using FastScan. Can anyone show me a small circuit and the procedure file? I am especially confused about how to define the timing and events using named capture procedure. I am doing only launch-off-capture/broadside.

Thanks a lot.
Back to top
Google
AdSense
Google Adsense
Post04 Nov 2009 3:40   

Ads


Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> FastScan at speed test with occ
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
any have done at-speed testing with occ controller? (3)
Speed Test (1)
test speed of a m-file? (3)
At-speed DFT test ? (3)
OCC and SCC for synchronous generator (1)
At speed test for DFT ? (11)
DSP with Hi-speed ADC - what is the highest speed available? (5)
can I use higher speed DDR2 RAM with lower speed FSB (1)
How to test ultra speed ADC? (2)
Question on At-speed test for DFT (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS