electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Offset of folding signals


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> Offset of folding signals
Author Message
kickbeer



Joined: 07 Nov 2008
Posts: 160
Helped: 1


Post03 Nov 2009 16:28   

Offset of folding signals


Hello,

I'm having a problem to determine the accurate zero crossing of my folding signals. When i compare the ideal zero crossing with the simulate zero crossing there is a deviation aroun 3mV. I have tried to make the size of differential pair transistor larger but i still cannot get the value which is close to ideal. There is always an offset. Anyone have idea on how to solve this?
Back to top
dick_freebird



Joined: 04 Mar 2008
Posts: 309
Helped: 45
Location: USA


Post04 Nov 2009 1:31   

Offset of folding signals


There can never be a consistent, zero offset in a single
ended output system. Only balanced symmetry can eliminate
systematic errors that unbalance the balanced front end
pair's effective transfer function.

The more gain you have in differential circuitry before
you go single ended, the more you reduce the "input
referred single ended error" component of input offset.
But you pick up more stabilization woes with more stages.
Cascoding output / gain stages can drive up the gain and
remove other common-mode sensitivities in those stages,
perhaps helping further. To the extent that your first diff-
to-single conversion point is the culprit, upping gain there
helps you match load-mirror to gain stage current density
more ideally, making the Vds of the gain stage match
the Vds of the mirror is good, etc.
Back to top
Google
AdSense
Google Adsense




Post04 Nov 2009 1:31   

Ads




Back to top
kickbeer



Joined: 07 Nov 2008
Posts: 160
Helped: 1


Post04 Nov 2009 11:14   

Re: Offset of folding signals


Hi dick_freebird,

For ur info my output of folding circuit is differential but input is single. I tried to make W and L as large as possible but then there is limit that my circuit doesn't function anymore. I have just followed the rule of 1÷(√WL). You can see my schematic on the attachment. It is folding amplifier with transimpedance amplifier. I'm not planning into cascading and there may be a problem with biasing??? Can you have a look at it? Thanx in advanced



Sorry, but you need login in to view this attachment

Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> Offset of folding signals
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
How to test the Offset Voltage and Offset Current of a OP? (3)
input offset and systematic offset of opamp (1)
systematic offset & Random offset (5)
convert Video signals into Audio signals frequencys? (1)
offset of sensor & offset of IA (1)
Folding (1)
Folding ADCs (8)
folding amplifier (7)
Noise folding! (1)
How to modulate DC signals to form AC signals? (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS