| Author |
Message |
rockgird
Joined: 28 Apr 2006
Posts: 35
|
 03 Nov 2009 14:49 Icarus Verilog (iverilog) help needed |
|
|
|
|
Hello,
I m trying to synthesis an asic code using iverilog ... but i m not able to simulate the filelist in one go ... it keeps showing that .h file is not found, and keep denying that the top file which i've defined is not the top file ...
Has any one faced this issue, i m using the iverilog version 0.9 on win xp.
Regards,
Ankit
PS: if any one has a link to any iverilog tutorial... please share ... 
|
|
| Back to top |
|
 |
Google
AdSense
|
03 Nov 2009 14:49 Ads |
|
|
|
|
|
|
| Back to top |
|
|
pini_1
Joined: 18 Jun 2007
Posts: 288
Helped: 17
|
03 Nov 2009 16:19 Re: Icarus Verilog (iverilog) help needed |
|
|
|
|
A simple simulation using icarus is at :
"... to find a good solution for a divide by 7 VERILOG implementation..."
http://bknpk.no-ip.biz/my_web/divide_by_constnat/divide_by_constant.html
Hope it helps.
Also on my linux
man iverilog
man vvp
work well
|
|
| Back to top |
|
|
rockgird
Joined: 28 Apr 2006
Posts: 35
|
04 Nov 2009 7:42 Re: Icarus Verilog (iverilog) help needed |
|
|
|
|
I m sorry ... that is no way related to my problem ...
I don't want to dived by 7 ... !! i have problem compiling code ...
And i've already mentioned that I m running it on Windows ... liniux command won't work ...
|
|
| Back to top |
|
|
