electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Delay circuit in PLL at the resest
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> Delay circuit in PLL at the resest
Author Message
mytreyi



Joined: 24 Jul 2009
Posts: 6
Location: india
Post02 Nov 2009 17:52   

Delay circuit in PLL
How to implement the delay circuit in the PFD at the reset....is it two inverters connected in series ?
Back to top
Google
AdSense
Google Adsense
Post02 Nov 2009 17:52   

Ads


Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> Delay circuit in PLL at the resest
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Delay circuit that can delay the input signal 1 clock period (9)
delay locked loop -the total delay of the delay line (1)
what is the function of the PLL kick circuit? (5)
what is the function of the PLL kick circuit? (6)
For Circuit Experts - Help Plz !! - half bit delay circuit?? (12)
What are the advantages of Analog PLL over Digital PLL (3)
delay circuit (4)
Delay in CMOS circuit. (4)
Audio Delay Circuit (6)
time delay circuit (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS