electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

single phse VS multiphse clock in Multi Gbit Transmioters
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> single phse VS multiphse clock in Multi Gbit Transmioters
Author Message
a1s7trea



Joined: 26 Aug 2009
Posts: 15
Location: Greece
Post02 Nov 2009 15:07   

single phse VS multiphse clock in Multi Gbit Transmioters
Hi All,

I was wondering if there is any rule of thumb regarding single or multiphase clocks for multi Gbit transmitters

Best Regards

George
Back to top
Google
AdSense
Google Adsense
Post02 Nov 2009 15:07   

Ads


Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> single phse VS multiphse clock in Multi Gbit Transmioters
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
single/dual/multi-port SRAM (8)
CTS on multi clock domain (1)
Multi-phase clock generation help? (2)
single to diff clock (1)
Low frequency multi-phase clock generation (4)
how to synthesis a clock with multi frequency? (13)
Data Passing between Multi Phase clock (6)
Constraint on Multi-Clock with a same source (5)
multi-phase clock generation for dc-dc power regulator (1)
multi-clock problem - how to avoid timing violations (6)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS