electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Virtuoso Analog Enviroment - Outputs Setup Problem
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> Virtuoso Analog Enviroment - Outputs Setup Problem
Author Message
dtzounakos



Joined: 16 Mar 2007
Posts: 36
Post02 Nov 2009 13:57   

Virtuoso Analog Enviroment - Outputs Setup Problem
I want to save (at Table of Outputs) and plot this expression ((T0:gmoverid) vs (v("T0:vgs" ?result "dc-dc") - v("T0:vth" ?result "dc-dc"))) whenever i do simulations (netlist and run button). When i push "Netlist and Run" button,an error is occured and displayed in icfb -Log window which says :Error "Evaluating expression ((T0:gmoverid) vs (v("T0:vgs" ?result "dc-dc") - v("T0:vth" ?result "dc-dc")))
Error ("eval" 1 t nil ("*Error* eval :unbound variable" vs)).

I understand that the error has to do with variable vs but i don't know how to overcome it!!!

I want to remind that to plot a waveform versus any equation you should plot both in the same waveform window then go to the axes menu and in the "Plot vs." scroll down menu and choose your equation.
Back to top
oermens



Joined: 19 Nov 2005
Posts: 332
Helped: 37
Location: canada
Post02 Nov 2009 16:23   

Virtuoso Analog Enviroment - Outputs Setup Problem
plot the two parameters in two separate statements then do as you mentioned to plot against eachother.
Back to top
Google
AdSense
Google Adsense
Post02 Nov 2009 16:23   

Ads


Back to top
dtzounakos



Joined: 16 Mar 2007
Posts: 36
Post02 Nov 2009 16:33   

Re: Virtuoso Analog Enviroment - Outputs Setup Problem
Thanks you very much!If you mind, check and my next question about Er of SiO2!
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> Virtuoso Analog Enviroment - Outputs Setup Problem
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Plot Vth of NMOS in Virtuoso Analog Enviroment (5)
virtuoso layout setup problem (8)
Enviroment (RH8) Setup for MENTOR Applications HELP (3)
how hard to setup cadence ic5 TECHFILE & enviroment by s (3)
Problem with Cadence Virtuoso Analog design environment. (11)
ic5141 analog enviroment frozen (2)
how to get SNR in Candece's affirma analog enviroment? (2)
Passing External Enviroment Variable Problem (4)
generating analog outputs with microcontroller (4)
Problem of asign waveport inside the radiation enviroment (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS