electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

vhdl: records for a bus of digital signals
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> vhdl: records for a bus of digital signals
Author Message
xlynx3



Joined: 22 Feb 2008
Posts: 3
Post02 Nov 2009 10:45   

vhdl: records for a bus
i'm trying to use records. But i need a bus of DIGITAL type where all bits of the bus should have the properties of DIGITAL type. How can I write it?

Thanks in advance..

Code:
type DIGITAL  is
record

            LEVEL      : REAL range -0.6 to 1.8;
            LOGIC     : STD_ULOGIC;
            STATUS   : MYSTATUS;
        
end record;
Back to top
FvM



Joined: 22 Jan 2008
Posts: 5151
Helped: 766
Location: Bochum, Germany
Post02 Nov 2009 11:08   

vhdl: records for a bus
Real isn't a synthesizable data type, only provided for simulation testbench and compile time calculations. I don't see, what you try to achieve. If level represents a quantized analog signal, you have to define a suitable data format first. MYSTATUS would need to be typed defined before.
Back to top
Google
AdSense
Google Adsense
Post02 Nov 2009 11:08   

Ads


Back to top
xlynx3



Joined: 22 Feb 2008
Posts: 3
Post02 Nov 2009 12:38   

Re: vhdl: records for a bus
I'm writing this code for verfication purposes. I'm trying to standartize the errors messages etc. My aim is to writing the code with real values to represent analog blocks in digital simulations.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> vhdl: records for a bus of digital signals
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Bus routing - bus signals are scattered around (2)
How to do 8B/10B enco/deco for clock signals in Verilog/VHDL (5)
Vertex 4 digital I/O usage for high frequency signals (1)
voice records (2)
[VHDL] Bidirational Bus (5)
Problem implementing a bidirectional bus in VHDL (3)
Electronic Doorbell That Records Voice.. (1)
signals between entities in VHDL (3)
VHDL question? And all bus bits? (2)
re:vhdl code for a digital phase frequency detector (4)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS