electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

net input transition calcuation
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> net input transition calcuation
Author Message
devop



Joined: 05 Dec 2006
Posts: 87
Post02 Nov 2009 8:51   

net input transition calcuation
hi all:
when we use

report_delay_calcuation -from -to


If the two pins are the source and sink of an interconnect, it reports the wire delay and degraded slew across the wire.

Can anyone give me the formula of how to get the delay and slew???Thanks a lot
Back to top
Google
AdSense
Google Adsense
Post02 Nov 2009 8:51   

Ads


Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> net input transition calcuation
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
CADENCE SPECTRE HELP --- JITTER CALCUATION (2)
Cadence Virtuoso - can I set input as custom waveform input (1)
IRFP250N - how to check input impedents and input db becs (11)
how convert from input mic /input line (1)
Multiple input (184 input) signal to parallel port (13)
maximum voltage input for PIC16F877 ADC input.. (8)
transition (1)
distinguish barcode's input with keyboard's input (3)
How to configure an input in 5V-FPGA as CMOS input (6)
max transition (13)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS