electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Extracting power nets only from layout


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> Extracting power nets only from layout
Author Message
Pat_Mustard



Joined: 22 Jan 2009
Posts: 22
Helped: 8


Post29 Oct 2009 10:46   

Extracting power nets only from layout


In the past I used to use a tool that would take a LVS clean layout create a view showing only the metal layers attached to a supply pin. This was very handing to make sure there was not any blocks relying on minimum sized wire for their supply leading to IR drops and electromigration issues.
I can't for the life of me remember how we done it though, I am using Virtuoso XL and have both Assura and Calibre extraction, does anyone else know how to do this?

Cheers
Back to top
dick_freebird



Joined: 04 Mar 2008
Posts: 312
Helped: 45
Location: USA


Post29 Oct 2009 18:49   

Extracting power nets only from layout


You could go to the extracted view and highlight the net.

In some kits (I have seen this especially in power ASIC
technologies where numerous supply rails and partitions
are expected) there may be multiple metal layers where
some are allocated to power (e.g. you have Met1, VSS_Met1,
VDD_Met1, HV_Met1) and thay are "booleaned" together
at mask fab; the advantage is, you can easily highlight
anytime and you can use DRCs to find power shorts (provided
you stuck to the plan). This latter can be difficult if your
LVS doesn't have a good "shorts and opens" tool or its
heuristics are lame.
Back to top
Google
AdSense
Google Adsense




Post29 Oct 2009 18:49   

Ads




Back to top
Pat_Mustard



Joined: 22 Jan 2009
Posts: 22
Helped: 8


Post30 Oct 2009 10:07   

Extracting power nets only from layout


Cheers ****, put together a rules file to use during extraction that will produce a layout with only a certain net.
Back to top
llbaobao



Joined: 19 May 2008
Posts: 51
Helped: 5


Post02 Nov 2009 8:28   

Extracting power nets only from layout


Use a rule script to see the distribute of a certain net, such as power or ground, is a quick way, but may sometime still have error due to oversight.
Maybe use a power simulation software to simulate the volt drop and EM is more accurate.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> Extracting power nets only from layout
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Extracting transistor information from layout (GDS) (1)
[Eagle] How to have nets routed only on a specific layer? (1)
Star-RCXT outputs only devices on the defined special nets? (4)
Highlighting nets in Cadence layout tool (8)
Extracting frames from video (3)
Extracting from GPS with 8051 (22)
extracting data from sound card (5)
Extracting RLCG values from S-parameter data (1)
slew for clock nets and signal nets (5)
a problem when extracting Qe from group delay of S11 (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS