how can i generate oe signal for sda bidirection signal?

EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> how can i generate oe signal for sda bidirection signal?

Author

Message

tengzhg

Joined: 29 Oct 2009
Posts: 2

29 Oct 2009 7:57 iic bidirection signal

hey,

i am working with a project where one iic port(from master to slave) should be feed through FPGA.
my question is : how can i generate oe signal for sda bidirection signal?

i appreciate any help!

Google
AdSense
Google Adsense

29 Oct 2009 7:57 Ads

FvM

Joined: 22 Jan 2008
Posts: 5162
Helped: 767
Location: Bochum, Germany

29 Oct 2009 8:38 iic bidirection signal

When defining a project, it's a good idea to start with checking the feasibility.

You may want to consult the datasheets of I2C bidirectional buffers, e.g. Philips/NXP P82B96 to understand,
why "feed through" doesn't work with a FPGA. In a short, it depends on a special hardware, that detects different voltage
levels at the bus. There's a theoretical option, to decode the protocol completely and detect the data direction for each bit.