electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Implementation of 20 Bit Comparator
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Implementation of 20 Bit Comparator
Author Message
usamaaslam1



Joined: 21 Aug 2009
Posts: 3
Post28 Oct 2009 7:50   

Implementation of 20 Bit Comparator
HI,

i want to implement a 20 bit comparator in verilog. need its most optimized implementation from which i meant that minimal number of gates are used in the implementation.

Anyone having any idea about it?
Back to top
Google
AdSense
Google Adsense
Post28 Oct 2009 7:50   

Ads


Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Implementation of 20 Bit Comparator
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
8 bit comparator (5)
10 bit comparator need help urgent ? (3)
Using relay as a comparator(1 bit quantizer) in simulink?! (1)
32 bit adder - implementation in Verilog for RTL (2)
Difference in Writing Code between 8-bit/16-bit/32-bit Micro (1)
FPGA implementation-fft implementation using cordic algoritm (3)
How do I know whether 8-bit or 16-bit MCU shall be adopted? (2)
LPC1111 32-bit for 65 cent! 8-bit finally going obsolete? (3)
Whats the difference between 32 bit os and 64 bit os (3)
Quick overview of common 8-bit and 16-bit microcontrollers? (5)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS