electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

does synopsys has library generation tool?????????/


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> does synopsys has library generation tool?????????/
Author Message
sudheerprasad



Joined: 25 Aug 2009
Posts: 15
Helped: 1
Location: india


Post27 Oct 2009 19:09   

does synopsys has library generation tool?????????/


hi,
does synopsys has library generation tool which produces .lib file from extracted netlist similar to cadence's encounter library characterizer or signal storm
Back to top
aravind



Joined: 29 Jun 2004
Posts: 622
Helped: 23
Location: india


Post28 Oct 2009 2:24   

does synopsys has library generation tool?????????/


U can generated library from library compiler and dc as well. But library compiler license is require , if u generate from dc , pt.
Back to top
Google
AdSense
Google Adsense




Post28 Oct 2009 2:24   

Ads




Back to top
naveen reddy



Joined: 02 Jun 2005
Posts: 27


Post28 Oct 2009 5:28   

does synopsys has library generation tool?????????/


A tool called Library Compiler from Synopsys can do this task
Back to top
sudheerprasad



Joined: 25 Aug 2009
Posts: 15
Helped: 1
Location: india


Post28 Oct 2009 7:03   

does synopsys has library generation tool?????????/


in cadence signal storm or library characterizer,its enough if we just give the input transition times and output caps as input,it creates the stimulus vectors automatically and calls in any circuit simulator like spectre or hspice(small script will do it),and
genrates .alf file from which a .lib file can be generated using a single command ,
but i think what library compiler can do is to convert a .lib file into a .db file,and generate vhdl(VITAL) library for simulations,
Back to top
aravind



Joined: 29 Jun 2004
Posts: 622
Helped: 23
Location: india


Post30 Oct 2009 2:59   

does synopsys has library generation tool?????????/


in cadence to generate dotlib from ETS by extract_timing_model command. inputs are netlst and sdc and required library.

Aravind
Back to top
srehan



Joined: 18 Feb 2008
Posts: 1


Post03 Nov 2009 10:28   

Re: does synopsys has library generation tool?????????/


Synopsys char tool is NCX. U can create the library for standard cells using extracted netlist and specific set of load slew values
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> does synopsys has library generation tool?????????/
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
How to check my standard cel library syntax in synopsys tool (4)
Need help in complie synopsys library in Library compiler (1)
Synopsys .lib generation help (6)
anyone has synopsys workshop Astro? (1)
Description of synopsys library (2)
Automatic Layout Generation tool (10)
Pathmill : synopsys tool query (1)
power measurement tool in synopsys ??? (2)
Regarding synopsys tool purchase (1)
Synopsys to Leonardo Library Compiler (5)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS