electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

transition time reduction???


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> transition time reduction???
Author Message
neetinsingh



Joined: 18 Jun 2007
Posts: 51
Helped: 1


Post25 Oct 2009 11:37   

transition time reduction???


How transition time get reduced after inserting buffer at the driving pin of the cell?
Back to top
ljxpjpjljx



Joined: 05 May 2008
Posts: 534
Helped: 12
Location: Shang Hai


Post25 Oct 2009 16:10   

Re: transition time reduction???


Because insert buffer will add some capicity for the driving pin!
Back to top
Google
AdSense
Google Adsense




Post25 Oct 2009 16:10   

Ads




Back to top
neetinsingh



Joined: 18 Jun 2007
Posts: 51
Helped: 1


Post25 Oct 2009 16:59   

Re: transition time reduction???


can u be bit elaborative.....i didnt get ur point....
Back to top
skyfaye



Joined: 25 Feb 2008
Posts: 27
Helped: 2


Post25 Oct 2009 22:25   

Re: transition time reduction???


Buffers increases the drive strength to your load (in the form of capacitance), therefore the transition (slope) from 0->1 or 1->0 will be faster.

However, it will also increase the latency because it's just another level of logic in your path.

Think of it like this. Before you insert the buffer, you have a little guy lifting the load and doing it slowly. After inserting the buffer, you have a strong guy lifting the same load and doing it much faster.

- Hung
Back to top
neetinsingh



Joined: 18 Jun 2007
Posts: 51
Helped: 1


Post27 Oct 2009 18:56   

Re: transition time reduction???


hey hung....thanks a ton.....i really appreciate ur effort for putting thing in a simple way....
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> transition time reduction???
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
clock transition time vs setup/hold time of a DFF (4)
transition time (4)
Transition time violations (8)
how to reduce transition time (3)
the effect of transition time on power consumption (1)
intrinsic cell delay and the transition time (1)
Build time reduction in Cygwin (2)
HOW CLOCK TRANSITION AND LIBRARY SET UP TIME ARE RELATED ? (4)
Time reduction in HFSS simulation by splitting the model (9)
help Needed for reduction of time of Modelsim Simulation (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS