electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

TFT LOC Coverage improvement
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> TFT LOC Coverage improvement
Author Message
rajeshshetty247



Joined: 11 Nov 2008
Posts: 1
Post22 Oct 2009 7:59   

TFT LOC Coverage improvement
Hi,

Please help me to improve the TFT LOC coverage.
I am using Tetramax tool.
Questions
1. Is PI (primary input) s are ATPG untestable in TFT LOC? if so why
2. I am observing Tmax couldnt able to pass the clock with functional enable in capture mode. Is there any possible solution.


Please answer my queries.

Thanks in Advance
Regards,
Rajesh
Back to top
Google
AdSense
Google Adsense
Post22 Oct 2009 7:59   

Ads


Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> TFT LOC Coverage improvement
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
How to increase test coverage in TFT (4)
dft question ( fast coverage vs test coverage) (3)
attribute LOC of (2)
spartan pin LOC problem (7)
Code Coverage vs Functional Coverage (2)
Pattern count in LOC and LOS (3)
F/b Improvement (2)
SINAD improvement (5)
CDMA handset Rx/Tx improvement (3)
linearity improvement of a LNA!! (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS