electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Low Jitter Clock Generation with a External Crystal


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> Low Jitter Clock Generation with a External Crystal
Author Message
neoflash



Joined: 02 Jul 2005
Posts: 409
Helped: 8


Post19 Oct 2009 21:40   

Low Jitter Clock Generation with a External Crystal


Hi folks:

We are leaning to design a clock generator with a external crystal. What's the term people use for such kind of circuits?

Just want to better shoot at the searching.

Regards,
Neo


Last edited by neoflash on 02 Nov 2009 23:40; edited 1 time in total
Back to top
Google
AdSense
Google Adsense




Post19 Oct 2009 21:40   

Ads




Back to top
JoannesPaulus



Joined: 19 Mar 2008
Posts: 261
Helped: 44
Location: USA


Post19 Oct 2009 22:23   

Low Jitter Clock Generation with a External Crystal


crystal oscillator
Back to top
neoflash



Joined: 02 Jul 2005
Posts: 409
Helped: 8


Post20 Oct 2009 16:23   

Low Jitter Clock Generation with a External Crystal


Which type of crystal oscillator is best fit for CMOS technology?

Pierce, Colpitts or some other form?
Back to top
JoannesPaulus



Joined: 19 Mar 2008
Posts: 261
Helped: 44
Location: USA


Post20 Oct 2009 16:51   

Low Jitter Clock Generation with a External Crystal


I mostly designed pierce oscillators. The disadvantage is that they require 2 package pins but they are fairly easy to design. The colpitts oscillator could be designed for a one package pin but - I believe - it has worse jitter performance (if this is an issue for you).
Back to top
neoflash



Joined: 02 Jul 2005
Posts: 409
Helped: 8


Post20 Oct 2009 18:08   

Re: Low Jitter Clock Generation with a External Crystal


two types of pierce shown there,

one doesn't have a resistor, the other has R1. What's their difference?

Thanks.



Sorry, but you need login in to view this attachment

Back to top
JoannesPaulus



Joined: 19 Mar 2008
Posts: 261
Helped: 44
Location: USA


Post20 Oct 2009 18:17   

Low Jitter Clock Generation with a External Crystal


The Rbias is used to set the input impedance (it is usually a big resistor, like 500kohm). The amplifier based design will, most likely do that with some kind of feedback.
Back to top
neoflash



Joined: 02 Jul 2005
Posts: 409
Helped: 8


Post20 Oct 2009 18:49   

Low Jitter Clock Generation with a External Crystal


Sorry for the confusion.

I mean R1 in figure 1. Some Application note stated that R1 will introduce some phase shift.
Back to top
JoannesPaulus



Joined: 19 Mar 2008
Posts: 261
Helped: 44
Location: USA


Post20 Oct 2009 21:29   

Low Jitter Clock Generation with a External Crystal


it is used to adjust the phase shift in the loop and to set the crystal drive level.
Back to top
neoflash



Joined: 02 Jul 2005
Posts: 409
Helped: 8


Post20 Oct 2009 21:45   

Low Jitter Clock Generation with a External Crystal


why phase shift need to be adjusted? What if we don't?
Back to top
JoannesPaulus



Joined: 19 Mar 2008
Posts: 261
Helped: 44
Location: USA


Post20 Oct 2009 23:07   

Low Jitter Clock Generation with a External Crystal


Well, R1 is often a 0ohm resistor but if the oscillator does not work (because the parasitics on the board are different from what you expected), you might want to be able to tweak here and there and this is a very simple adjustment.
Back to top
neoflash



Joined: 02 Jul 2005
Posts: 409
Helped: 8


Post21 Oct 2009 3:04   

Low Jitter Clock Generation with a External Crystal


New question about XO.

http://www.designers-guide.org/Forum/YaBB.pl?num=1256090508/0
Back to top
hock



Joined: 28 May 2001
Posts: 1291
Helped: 23
Location: India


Post21 Oct 2009 13:11   

Re: Low Jitter Clock Generation with a External Crystal


R1 is used to insure the startup of oscillator by providing the phase shift.
Rbisa is used to reduce the gain of internal amplifier.

hock
Back to top
JoannesPaulus



Joined: 19 Mar 2008
Posts: 261
Helped: 44
Location: USA


Post21 Oct 2009 16:32   

Low Jitter Clock Generation with a External Crystal


you should try to kick start the oscillator (i.e. use a current pulse, say, 10nA for 10ns between ground and the gate) or try to ramp up the power supply.
Back to top
neoflash



Joined: 02 Jul 2005
Posts: 409
Helped: 8


Post21 Oct 2009 20:23   

Low Jitter Clock Generation with a External Crystal


Tried to set initial condition. But the oscillation will die out.

Added after 3 hours 8 minutes:

I did some analysis and found that pierce and colpitts are exactly same in small signal.

More confused why Colpitts doesn't start while pierce always start easily.
Back to top
JoannesPaulus



Joined: 19 Mar 2008
Posts: 261
Helped: 44
Location: USA


Post21 Oct 2009 21:23   

Low Jitter Clock Generation with a External Crystal


yes, they are even though they have a very different behavior.

Try to have a look at this paper (a must read for xtal oscillator design):
"High-performance crystal oscillator circuits: theory and application" E.A. Vittoz, M.G.R.Degrauwe, S. Bitz
IEEE Journal of Solid-State Circuits, Volume 23, Issue 3, June 1988 Page(s):774 - 783

It has some very helpful basic theory.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> Low Jitter Clock Generation with a External Crystal
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
How to get frequency-adjustable clock with low jitter? (1)
low jitter crystal oscillator (1)
Need Low-Jitter Clock Multiplier (7)
Timer1 with external Crystal on PIC16F88 (23)
need help in making a low jitter clock (1)
Low frequency multi-phase clock generation (4)
how to design a Low jitter Clock for Data Converter? (3)
How to generate an extreme low jitter sample clock signal ? (1)
How to configure ATmega16 to run with external crystal osci (5)
Supplying an FPGA board with an external clock. (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS