electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Generate Layout via Tanner UPI
Post new topic  Reply to topic    EDAboard.com Forum Index -> Software Problems, Hints and Reviews -> Generate Layout via Tanner UPI
Author Message
mikezhang



Joined: 27 Feb 2009
Posts: 2
Post16 Oct 2009 8:11   

Generate Layout via Tanner UPI
Hi all,
I try to generate special layout use tanner upi function now,but i meet some issues.How to get a rectangle coordinate.who can help me?
Back to top
Google
AdSense
Google Adsense
Post16 Oct 2009 8:11   

Ads


Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Software Problems, Hints and Reviews -> Generate Layout via Tanner UPI
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
How to generate the GDS II files in tanner (2)
need good tutorial for tanner layout design (4)
how to test the cmos layout in tanner tool l_edit (4)
via in layout (16)
Via size in layout (3)
Regarding Via in layout (5)
Contact & Via layout (3)
.16 um technology file for tanner tool for layout design (1)
manual via placement in pads layout (2)
Pads Layout Via/Jumper problem (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS