electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Xilinx post-routing signal names
Post new topic  Reply to topic    EDAboard.com Forum Index -> Robotics and Automatics Forum -> Xilinx post-routing signal names
Author Message
George_P



Joined: 26 May 2007
Posts: 4
Post12 Oct 2009 13:49   

Xilinx post-routing signal names
Hello,

I'm simulating a VHDL design after synthesis,placement & routing with the back-annotated model that ISE gives me.

In order to debug it, I would like to find some internal signals. However all internal signal names have new names (different than the ones in the initial VHDL code). These new names probably have to do with the xilinx-cells to which the signals were maped.

Does anyone know how I can search for the new name (post-placement name) of a signal from my initial design VHDL code?
Does ISE provide a way to find this correspondence?
If not how do people proceed to the debugging without access to internal signals?

Thank you in advance,
George
Back to top
Google
AdSense
Google Adsense
Post12 Oct 2009 13:49   

Ads


Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Robotics and Automatics Forum -> Xilinx post-routing signal names
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
crosstalk after post routing (3)
Modelsim systemc port/signal names not found for submodules (4)
Using loop index in VHDL as a Wild-Card for signal names (5)
Xilinx FPGA post simulation (3)
Xilinx Post-Sim Help (1)
Post map simulation in Xilinx ISE 10.1 (5)
Xilinx XS - post- and pre-synthesis do not match (5)
How can I geta hierarchical post P&R netlist in Xilinx I (2)
2.4 Ghz Signal Routing (3)
very Low level signal routing (sub-micro volts and fA’s) (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS