electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Alium/Xilinx, problem - ISE not supported


Post new topic  Reply to topic    EDAboard.com Forum Index -> PCB Routing & Schematic Layout software & Simulation -> Alium/Xilinx, problem - ISE not supported
Author Message
ficko



Joined: 04 Oct 2009
Posts: 6
Location: Hungary


Post11 Oct 2009 20:45   

Alium/Xilinx


Hi!
I'm trying to program CPLD in Altium. It's recognise my CPLD thruout JTAG. But it writes a message ' .. xilinx ISE not supported'

What is the problem?
Help me please?
Thanks!
Ficko
Back to top
Google
AdSense
Google Adsense




Post11 Oct 2009 20:45   

Ads




Back to top
Imr



Joined: 09 Jul 2008
Posts: 4


Post03 Nov 2009 6:39   

Re: Alium/Xilinx


First u need to check either CPLD device (xilinx part number) supported Altium. also check befor synthesis its tragetId number in Constraint file. It should be match with target board.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PCB Routing & Schematic Layout software & Simulation -> Alium/Xilinx, problem - ISE not supported
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Alrium vs Xilinx ' .. xilinx ISE not supported' (6)
constraints for Xilinx ISE , useful or not? (3)
problem in xilinx ise (1)
Xilinx ISE 6.1i library problem... (2)
Xilinx ISE installation problem! (9)
Xilinx ISE 6.3 verilog simulation problem (1)
XILINX ISE 5.1 INSTALLATION PROBLEM WITH WIN2000 (12)
Problem reading generated core in Xilinx ISE 5.1 (4)
Xilinx ISE - Two buffers in series problem (3)
Help needed for timing problem with Xilinx ISE (12)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS