electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

how to find stuck-at fault for flops


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> how to find stuck-at fault for flops
Author Message
jaydip



Joined: 07 Jun 2008
Posts: 47
Helped: 5


Post05 Oct 2009 11:30   

Stuck-at fault for flops


Hello,

ATPG can find stuck-at faults of combinatorial logic of the design. But, how to find faults within a flop ??? how can we find stuck-at faults, if occured, for flops. because while ATPG generates patterns it takes flops as granted (means, it assumes that flop does not have any stuck-at fault).
Back to top
FvM



Joined: 22 Jan 2008
Posts: 5154
Helped: 767
Location: Bochum, Germany


Post05 Oct 2009 11:40   

Stuck-at fault for flops


Can you give a simple example of what you regard as "fault within a flop"?
Back to top
Google
AdSense
Google Adsense




Post05 Oct 2009 11:40   

Ads




Back to top
jaydip



Joined: 07 Jun 2008
Posts: 47
Helped: 5


Post05 Oct 2009 11:43   

Stuck-at fault for flops


flop is nothing but a collection of gates or say transistors, right? so, now the way stuck-at 0/1 faults occur for combinatorial logic, it can happen for flops as well, right? and that is what i m referring to as a "fault within a flop" ..

i hope it is understandable ...
Back to top
RBB



Joined: 02 Jul 2007
Posts: 115
Helped: 11
Location: USA


Post06 Oct 2009 2:27   

Stuck-at fault for flops


Usually ATPG assumes only faults at pins of cells. Do you want to run your fault coverage with faults internal nodes within the flop? Why would you want to do this?
I'm guessing you would need to model the flops as it is structually built (i.e. not using UDPs) and then add the internal flop faults.
Back to top
owen_li



Joined: 22 Jul 2007
Posts: 43
Helped: 1


Post09 Oct 2009 6:07   

Re: Stuck-at fault for flops


Hi.

Actually, when we apply the test patterns, we will usually shift the patterns to check if the flops are well. In this action, there will be no capture step, and just the shift in and shift out to test the flops.
Hope this will help you!
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> how to find stuck-at fault for flops
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
[Help] stuck-at-0 fault ? redundant fault ? (1)
stuck at fault model analysis (7)
dft - what is meant by stuck open fault? (1)
How can I find all the negedge trigged flip-flops. (9)
How to find the Fault in heatsink? (4)
how to detect fault location in IC for gate level (1)
Modelsim - how to reset flip-flops ? (3)
How to reset D flip-flops in a register (4)
samsung dvdplayer P247A need help dvd stuck how region free (3)
stuck writing code for pic side of usb project (10)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS