electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

what is Spare-cells ?where i can use those cells


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> what is Spare-cells ?where i can use those cells
Author Message
vamsi_addagada



Joined: 05 Jul 2007
Posts: 132
Helped: 3
Location: bangalore


Post24 Sep 2009 6:04   

what is Spare-cells ?where i can use those cells


what is Spare-cells ?where i can use those cells in physical design
Back to top
jaydip



Joined: 07 Jun 2008
Posts: 47
Helped: 5


Post29 Sep 2009 11:10   

what is Spare-cells ?where i can use those cells


whenever it is required to perform some functional ECO, spare cells would be used .. these are extra cells, floating in an ASIC .. and if you want to include some more functionality, after chips is taped-out, you can use these cells to get avail of required functionality ..

hope it clarifies ...
Back to top
niravbhatt



Joined: 16 Mar 2009
Posts: 30
Helped: 2
Location: Ahmedabad,India


Post30 Oct 2009 5:51   

Re: what is Spare-cells ?where i can use those cells


Hi,

What Jaydip has said is correct. Once your ASIC is tapped out and after few month any bug popped up, how to fix this bug after tapped out.

So, in ASIC few floating gates/spare gates will be available which can be utilized to fix the bug.

Ex: Suppose to fix the bug you need 1 AND gate and 2 OR gates, then you can use those AND and OR spare gates from the ASIC.

I hope you understand it in brief. For further query please shoot messages.....

Thanks,
Nirav Bhatt
Back to top
Google
AdSense
Google Adsense




Post30 Oct 2009 5:51   

Ads




Back to top
shelby



Joined: 04 Jan 2007
Posts: 76
Helped: 10


Post31 Oct 2009 19:45   

what is Spare-cells ?where i can use those cells


The key in having spare cells in your design is that you only need to change the metal layers in order to rewire the logic and fix any bugs. This means you only need to pay for new metal masks, thus SAVING MONEY.

After a 1.0 tapeout, a 1.1 tapeout means you only changed some metal layers while 2.0 tapeout means you changed your base layers as well.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> what is Spare-cells ?where i can use those cells
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
what is Filler-cells ?where i can use those cells (1)
what is logical Tie off cells ?where i can use those cells (3)
why and where to use filler vs spare cells in the PD flow (4)
what is spare cells in P&R ? (4)
SPARE CELLS (5)
How to insert spare cells ? (7)
Tie or float spare cells? (3)
where can i get standard cells in cadence (3)
which type of spare cells are common in industry (3)
what will happen if we dont use filler cells? (18)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS