electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

what is the formula of PWM dc-dc voltage drop- load current?


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> what is the formula of PWM dc-dc voltage drop- load current?
Author Message
pianomania



Joined: 15 Jun 2006
Posts: 55


Post15 Sep 2009 13:35   

voltage drop formula


what factors effect the voltage drop on PWM dc-dc converter?
Back to top
Google
AdSense
Google Adsense




Post15 Sep 2009 13:35   

Ads




Back to top
dick_freebird



Joined: 04 Mar 2008
Posts: 309
Helped: 45
Location: USA


Post15 Sep 2009 19:20   

why current drop in pwm


The voltage drop input-output? That's the step-down
ratio which becomes roughly the PWM duty cycle,
VOUT/VIN. The drop is (duh) VIN-VOUT.

The voltage droop, or load regulation, is pretty much
just the error amplifier (and powertrain) composite
gain as a chopped transconductor. If you are current
mode controlled then you have a volts-in, current-out
relation somewhere in there (say, 1A/V) and a volts/volts
error amp gain (say, 60dB=10,000). So at the error amp
input you would see for a 1A load step, a 1/10,000 (or 0.1
mV) input deflection. Now scale that up by the feedback
network ratio (say, 5:1 for a 28V to 5V buck) and you get
a 0.5mV output deflection. All happy, right?

Well, probably not. A major, major term in load regulation
is the current induced offsets in the ground and the feedback
lines, which develop current-dependent error voltages. If
the load current return and the PWM ground are offset,
this may go right into the error amp (prime reference is
chip ground, != package, !=board ground). You would like
a Kelvin ground and load sense, but this is not always a
practical thing.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> what is the formula of PWM dc-dc voltage drop- load current?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Voltage drop across DMM when measuring current? (1)
The 10% IR drop we talk about represents VDD drop+VSS drop? (4)
What is the Difference Between a Voltage & Current Sourc (13)
What is the difference between voltage and current feedback? (6)
What is the measure for voltage & current coming from a (4)
the voltage drop in the copper trace of pCB ??? (5)
Current efficient, low voltage, low drop out regulators (2)
ir drop.....how the reduced voltage affects timing ? (4)
questions regarding the drop-out voltage of a DC regulator (5)
How PWM control output current and voltage (4)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS