| Author |
Message |
chuck_mg
Joined: 01 May 2007
Posts: 74
|
 05 Sep 2009 0:29 asic technology |
|
|
|
|
Hi,
What is meant by 130 nm, 90nm, 65nm etc. How do they arrive at this value?
Thanks!
|
|
| Back to top |
|
 |
jimjim2k
Joined: 17 May 2001
Posts: 1248
Helped: 11
|
05 Sep 2009 2:49 what is meant by technology in asic |
|
|
|
|
Hi
look at MOSFET Scaling in this link:
h**p://en.wikipedia.org/wiki/MOSFET
*-> t
tnx
|
|
| Back to top |
|
|
ljxpjpjljx
Joined: 05 May 2008
Posts: 533
Helped: 12
Location: Shang Hai
|
05 Sep 2009 4:35 bangalore + asic + 2009 + sep |
|
|
|
|
| these are the chip process flow!
|
|
| Back to top |
|
|
Google
AdSense
|
05 Sep 2009 4:35 Ads |
|
|
|
|
|
|
| Back to top |
|
|
kumar_eee
Joined: 22 Sep 2004
Posts: 516
Helped: 16
Location: Bangalore,India
|
07 Sep 2009 18:00 Re: ASIC technology |
|
|
|
|
| These values are nothing but your gate length values in layout.
|
|
| Back to top |
|
|
aamir77i
Joined: 28 Sep 2007
Posts: 4
|
09 Sep 2009 17:30 Re: ASIC technology |
|
|
|
|
| basically what you should be interested about these values is that Lesser the value of tecnology , faster and low power the device . also have more resources due to less size per transistor.
|
|
| Back to top |
|
|
nilgiri1
Joined: 04 Oct 2009
Posts: 2
Location: US
|
05 Oct 2009 0:09 Re: ASIC technology |
|
|
|
|
It is an advanced lithographic node used in volume CMOS semiconductor fabrication. Transistor gate lengths can reach as low as 25 nm on a nominally 65 nm process.
The devices were scaled as the processes reach lower values. A 65nm silicon technology roughly doubles transistor density compared to the previous 90nm generation.
|
|
| Back to top |
|
|
niravbhatt
Joined: 16 Mar 2009
Posts: 30
Helped: 2
Location: Ahmedabad,India
|
29 Oct 2009 5:59 Re: ASIC technology |
|
|
|
|
As per my knowledge Xnm means, in the transistor gate channel length is Xnm. Does this answer your question?
--
Thanks,
Nirav Bhatt
|
|
| Back to top |
|
|
jagan.tr
Joined: 28 Oct 2009
Posts: 2
Location: Bangalore
|
29 Oct 2009 6:42 Re: ASIC technology |
|
|
|
|
A transistor is generally charectarised by its gate length (L) & gate width (W). Gate length is the distance, an electron has to travel from highly doped Source to Drain. Xnm refers to the gate length.
apprxoximately each lower node technology is "0.7 times the previous technology"
i.e 130 nm, 90 nm, 65 nm and 45 nm
|
|
| Back to top |
|
|
